

FIG. 1 is a block diagram of a network system 100. The network system 100 includes a host 110, a switching network 130, and a data store device 120. The host 110 is connected to the switching network 130 via a link 140. The switching network 130 is connected to the data store device 120 via a link 140. The host 110, switching network 130, and data store device 120 each include a transport layer, a link layer, and a physical layer.




Fig. 1




Fig. 2

FIG. 3 is a block diagram of a Physical Layer 230, which includes a Receiver and a Transmitter. The Receiver includes a Frame Aligner 305, a Digital PLL 304, and an Over Sampler 303. The Transmitter includes a PLL 301 and a Transmitter 231. A Clock 302 is connected to the PLL 301. The Physical Layer 230 is connected to Rx.dat and Tx.dat lines.




Fig. 3




Fig. 4




Fig. 7





Fig. 8

sync 900 901 902 905 907
idle sync & control packet (control) idle sync & data packet (data) idle



sync & packet type

Fig. 9A

	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT BUFFER																											
BIT CONTENT	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0
"10" DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
"10" DETECTION RESULT	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
SYMBOL STARTING POINTS			X								X									X							

Fig. 9B





Fig. 9C






Fig. 11




Fig. 12

1300 IDLE 1301 data packet 1302 Preempt 1303 control packet 1304 continue 1305 data packet (cont'd) IDLE




Fig. 13




Fig. 14




Fig. 15

FIG. 16 is a block diagram of a switch network 1630. The network 1630 includes a host 1610, a data store 1620, and a switch network 1630. The host 1610 is connected to the switch network 1630 via a T1 line. The switch network 1630 includes five switches: 1631, 1632, 1633, 1634, and 1635. Switch 1631 is connected to the host 1610 and switch 1632. Switch 1632 is connected to switch 1631 and switch 1635. Switch 1633 is connected to switch 1631 and switch 1636. Switch 1634 is connected to switch 1631 and switch 1636. Switch 1635 is connected to switch 1632 and switch 1636. Switch 1636 is connected to switch 1633, switch 1634, and the data store 1620. Dashed lines indicate bidirectional connections between the host 1610 and switch 1631, between switch 1631 and switch 1632, between switch 1632 and switch 1635, between switch 1631 and switch 1633, between switch 1631 and switch 1634, between switch 1633 and switch 1636, between switch 1634 and switch 1636, between switch 1635 and switch 1636, and between switch 1636 and the data store 1620.




Fig. 16




Fig. 17




Fig. 18

FIG. 19A is a block diagram of a system for error reporting. The system includes a Host (1901) and a Data Store Device (1903). The Host (1901) contains SOFTWARE, a HOST BUS INTERFACE, and a STORAGE-LINK-INTERFACE. The Data Store Device (1903) contains a STORAGE-LINK-INTERFACE and a DEVICE. A Switch (1902) is connected to the Host (1901) and the Data Store Device (1903) via SERIAL LINKS. The diagram illustrates the flow of data and error reporting. Data packets (1904, 1907) are sent from the Host (1901) to the Data Store Device (1903). Error messages (1905, 1908, 1909) are sent from the Data Store Device (1903) back to the Host (1901). Error reporting (1906, 1910) is sent from the Host (1901) to the Data Store Device (1903).




Fig. 19A




Fig. 19B




Fig. 19C

8b code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig. 20




Fig. 21A




Fig. 21B




Fig. 21C




Fig. 22




Fig. 23




Fig. 24




Fig. 25




Fig. 26




Fig. 27




Fig. 28




Fig. 29

FIG. 30 is a block diagram of a Multiport Memory Device 3000. The device includes a central Switch 3050. On the left side of the switch, there are multiple Memory Banks (0, 1, ..., N) and corresponding Bank Caches (3030, 3031, ..., 3037). On the right side of the switch, there are multiple Ports, each connected to a stack of layers: Access Layer, Transport Layer, Link Layer, and Physical Layer (3010, 3011, ..., 3019).




Fig. 30




Fig. 31

Input Queue			Output Queue		
Port	R/W	Address	Valid	Port	Data
3	R	1000	1	3	11...0
4	W	4000	0		
3	W	1000	0		
3	R	2000	1	3	101...1
	⋮			⋮	

Fig. 32




Fig. 33




Fig. 34




Fig. 35

3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000




Fig. 36




Fig. 37A




Fig. 37B

FIG. 38A is a block diagram of a system 3800 for data communication. The system 3800 includes a first device 3801 and a second device 3803. The first device 3801 includes a local clock 3802, a transmitter 3804, a receiver 3805, a PLL 3806, a link layer 3807, and a transport layer 3808. The second device 3803 includes a local clock 3812, a receiver 3815, a transmitter 3816, a PLL 3817, a link layer 3818, and a transport layer 3819. The first device 3801 and the second device 3803 are connected via a serial cable 3809. The first device 3801 sends data to the second device 3803 via the serial cable 3809. The first device 3801 also receives data from the second device 3803 via the serial cable 3809. The first device 3801 and the second device 3803 are also connected via a link layer 3807 and a transport layer 3808. The first device 3801 sends data to the second device 3803 via the link layer 3807 and the transport layer 3808. The first device 3801 also receives data from the second device 3803 via the link layer 3807 and the transport layer 3808.




Fig. 38A






Fig. 38B






Fig. 40






Fig. 41

[illegible]







Fig. 42C



LD=1, iHF=0, iPTR="001000000"

LD = 1, iHF = 1, iPTR = "000000100"

Fig. 44




Fig. 45




Fig. 46




Fig. 47A




Fig. 47B




Fig. 49A




Fig. 49B

